[BLAST_ANAWARE] Timing Offsets runs 9168 9202

From: Eugene J. Geis (Eugene.Geis@asu.edu)
Date: Fri Oct 15 2004 - 04:20:54 EDT

Next message: Electronic Log Book: "[BLAST_SHIFTS] Shift summary 10/15/2004 A (1-9)"
Previous message: Electronic Log Book: "[BLAST_SHIFTS] Shift summary 10/14/2004 C (17-1)"
In reply to: Adrian T Sindile: "Re: [BLAST_ANAWARE] H2 recrunch runlist (fwd)"
Next in thread: Michael Kohl: "Re: [BLAST_ANAWARE] Timing Offsets runs 9168 9202"
Reply: Michael Kohl: "Re: [BLAST_ANAWARE] Timing Offsets runs 9168 9202"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

In the v3_4_1 recrunched runs, There is an electron time of flight shift from
tdc channel 965 to 840 between runs 9168 and 9202 respectively. This would
amount to a 120 channel shift in the benchmark or time zero. Has anyone noticed
this or already pursued the cause?

Next message: Electronic Log Book: "[BLAST_SHIFTS] Shift summary 10/15/2004 A (1-9)"
Previous message: Electronic Log Book: "[BLAST_SHIFTS] Shift summary 10/14/2004 C (17-1)"
In reply to: Adrian T Sindile: "Re: [BLAST_ANAWARE] H2 recrunch runlist (fwd)"
Next in thread: Michael Kohl: "Re: [BLAST_ANAWARE] Timing Offsets runs 9168 9202"
Reply: Michael Kohl: "Re: [BLAST_ANAWARE] Timing Offsets runs 9168 9202"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

This archive was generated by hypermail 2.1.2 : Mon Feb 24 2014 - 14:07:31 EST